Introduction
Carbon nanotubes exhibit excellent electronic properties that make them attractive as nanoelectronic components. Metallic CNTs can withstand current densities higher than 10 10 , using high-k dielectrics as gate insulators to improve the gate to channel capacitance [ 7 ] and by reducing the length of the CNT channel to achieve ballistic transport. A limiting factor of scaling down the length of devices is the resolution of electron beam lithography which gives a minimum device length of around 20 nm [ 1 ] . These limitations can be circumvented by using a single metallic CNT as a gate [ [8] [9] [10] . The small diameter of the CNT gate gives a short effective channel length while reducing parasitic capacitances detrimental to high frequency operation. Moreover, in a recent theoretical study, a possibility to overcome the thermal limit for the subthreshold slope has been demonstrated in a CNTFET with a suspended CNT gate [ 11 ] .
In this letter, we present results on the fabrication, characterisation and modeling, of CNTFETs that utilise semiconducting CNTs as channel material and metallic CNTs as gate electrodes (see Figure 1a ). We use a doubly-gated structure where a back gate is used to create source and drain regions within the semiconducting CNT by electrostatic doping, and a local CNT gate controls carrier transport through the central section of the channel CNT. We demonstrate that improved subthreshold characteristics and shorter gate delay times are achieved compared to using a back gate alone. A device with a local gate also enables bulk switching which is 
Device fabrication
The substrates used for the devices are highly n-doped Si with a 1 µm thermally grown SiO 2 layer on top. The gate dielectric is deposited on the entire substrate using plasma enhanced CVD (PECVD) at 300°C and holes are etched in the film using a CF 4 /Ar plasma to achieve electrical contact to the gate CNTs. Si 3 N 4 is chosen due to its excellent thermal stability and in addition the lack of oxygen makes the deposition process benign to
CNTs [ 16 ] . The deposition has no effect on the electrical properties of metallic CNTs while the initially p-type semiconducting CNTs change to n-type due to desorption of oxygen, which is a hole donor, and subsequent passivation. Other gate dielectrics such as SiO 2 deposited by PECVD damage the CNTs, while Al 2 O 3 deposited by atomic layer deposition, which has proved to be a good dielectric for CNTFETs [ 8, 17 ] does not withstand CVD growth of CNTs. If Al 2 O 3 is used as a dielectric the highly reducing atmosphere at the high growth temperature results in electrical shorting through the SiO 2 possibly due to metal diffusion into the oxide. After deposition of the dielectric layer, new catalyst is patterned and a second CVD step is performed to grow the CNTs used as channel materials in the CNTFETs. Perpendicular crossings are located using scanning electron microscopy (SEM) or AFM and 0.5 nm Ti / 30 nm Pd contacts are patterned on the upper CNTs. Electrical measurements are performed in a Cascade probe station using a Keithley S4200 parameter analyser using both the Si back gate (V BG ) and the CNT gate (V CNTG ) to modulate the source drain current (I d ).
Several devices with similar electrical characteristics have been fabricated using this method.
Experimental Results
An optical image and an AFM image of a CNT gated CNTFET with a semiconducting CNT with a diameter of 1.8 nm are shown in Figure 1 . The diameter of the CNT gate underneath the Si 3 N 4 is difficult to estimate using AFM since the Si 3 N 4 does not conformally coat the CNTs. However, AFM and transmission electron microscopy studies confirm that the CNTs are mostly single walled with an average diameter of 1.6±0.8 nm.
We first study whether both the back-gate and CNT gate can be used to switch a device between ON and OFF states. We measure I d as a function of both V CNTG and V BG , with the source grounded and drain bias set to V d =100 mV. Results are presented in Figure 3 for the device shown in Figure 
Theoretical Modelling
To study the operation of the CNT gated CNTFET, we use a theoretical model which has been developed to describe the operation of a CNTFET with a suspended CNT gate [ 11 ] . The model assumes the transport in the channel CNT to be diffusive [ 14, 19, 20 ] and describes the charge transfer between source and drain electrodes and CNT channel using thermionic emission and tunneling [ 19 ] . Since Pd, which has a high work function giving a high Schottky barrier for electrons, is used for the contacts in the experimental device, the electron current is disregarded in the theoretical model. In the simulation, the channel and gate CNT lengths are set to 1500 and 1800 nm respectively and their diameters to 1.8 nm, as determined experimentally. The contact widths and heights are 1500 and 50 nm, respectively. The dielectric constants of the Si 3 N 4 gate spacer and SiO 2 substrate are 6.5 and 3.9, respectively. The Schottky barrier height for holes is set to 100 meV. We use a simplified geometry in the simulation compared to the experimental device, which assumes that the channel and gate CNTs cross at their central points and the channel CNT ends are attached to the centers of the contacts. Changing the position of the crossing point between the nanotubes i.e. moving the CNT gate closer to the source or drain contacts does not affect the simulation results substantially which serves as a further evidence of the local switching mechanism by the CNT gate.
The calculated carrier concentration profiles in the ON and OFF states for devices with only a back gate or with both a back gate and a CNT gate are shown in Figures 2a and 2b . We see that the back gate controls the overall carrier density on the channel while the CNT gate has a local effect and can be used to create a localized depletion region. The depletion width, estimated to be around 170 nm, is the effective length of the Page 6 of 11
CNT gated device. This is to be contrasted to back-gated CNTFET, in which the effective length is the whole length of the channel CNT. The channel to gate capacitance is smaller in the CNT gated case, but the amount of charge that needs to be removed in order to turn the device OFF is much lower compared to the back gated structure. Since a small change in gate voltage results in a large change in concentration in the effective channel, and therefore conductance, this provides a steep inverse subthreshold slope as well as a short switching time. Moreover, the barrier for electrons in the OFF state is as high as in the on state, as seen from the insets in Figure 2 , which ensures a monopolar behavior of the device. To explore possible improvements obtained by reducing the gate dielectric in CNT gated CNTFETs we have carried out the theoretical analysis for different Si 3 N 4 thicknesses. We find that the delay time, which is calculated with V dd =1 V at an on/off ratio of 100, is reduced with a decreasing thickness of the Si 3 N 4 ( Figure   5b ). A device with thinner dielectric also has a steeper subthreshold slope due to the stronger gate to channel coupling. For a dielectric thickness of 5 nm, which is well within experimental limitations, an inverse subthreshold slope of S=68 mV/dec and a delay time of τ =1.4 ps, i.e. a maximum operating frequency of 700
GHz, can be achieved. The fast switching is due to the fact that the potential from the CNT gate becomes more local as the dielectric thickness is reduced and thus a smaller amount of charge has to be moved in the semiconducting CNT to switch the device OFF as seen in the hole concentration profiles in the inset of Figure   5b . The effective device length is reduced to ~40 nm for a 5 nm thick gate dielectric. We also find that reducing the length of the channel CNT does not considerably reduce the gate delay time since the effective channel length is not affected. However, the ON state conductance increases with decreasing CNT length, which is beneficial for high frequency operation. On the other hand, too short CNT length would result in increased parasitic gate to source and gate to drain capacitances which would limit the high frequency performance.
Conclusion
In summary, we have used a novel method to reproducibly fabricate CNTFETs locally gated by metallic CNTs. Due to the short gate length, fast gate delay times are achieved. Further improvements can be made by making the Si 3 N 4 thinner which would improve the subthreshold slope while allowing for an even shorter gate delay time. The work presented here shows that it is possible to construct individual high performance transistors based on crossed nanotubes, but to produce entire integrated circuits of such devices will require more exact control of the position and electrical characteristics of the CNTs to obtain a sufficient yield of operational devices. However, recent success in producing more complex patterns of CNTs shows that techniques for tailoring CNT structures are progressing.
